DESIGN METHODOLOGY FOR NARROW-BAND LOW NOISE AMPLIFIER USING CMOS 0.18 µM TECHNOLOGY

Raya O. Jaradat¹, Fadi R. Shahroury², Hani H. Ahmad² and Ibrahim Abuishmais²

(Received: 22-Nov.-2021, Revised: 6-Jan.-2022 and 19-Jan.-2022, Accepted: 28-Jan.-2022)

ABSTRACT

This paper presents a design methodology for a fully integrated narrow-band low noise amplifier (LNA). To demonstrate the effectiveness of the proposed methodology, an LNA for Wi-Fi and Bluetooth standards at 2.4 GHz is conducted. The design circuity is implemented using 0.18 µm TSMC CMOS technology; however, the methodology can be equally applied to any process node. Optimum transistor sizing and biasing to achieve minimum noise figure (NF) and maximum power gain without violating the specified power budget are attained by this methodology. It also specifies the criteria for choosing the on-chip RF inductors based on the quality factor, self-resonance frequency and area. The demonstrated LNA design achieves a power gain (S₂₁) of 22.75 dB, an input return loss (S₁₁) of -30.11 dB, a reverse isolation (S₁₂) of -60.49 dB and an output return loss (S₂₂) of -11.23 dB. The linearity parameters of the P_{1-dB} compression point and IIP₃ are -19 dBm and -13.5 dBm, respectively. It produces an NF of 1.75 dB while consuming 6.16 mW from a 1.8 V power supply.

KEYWORDS

Design methodology, Front-end receiver, LNA, Wireless network, Bluetooth, IEEE 802.11 b, IEEE 802.15.1, 0.18 μm CMOS.

1. INTRODUCTION

Wi-Fi and Bluetooth are ubiquitous among almost all modern devices, as they are used to connect users to the Internet and other peripheral devices. There is a need for high-performance, low-power and low-cost devices to keep up with the customers' need for battery-operated devices. CMOS technology has been very popular in building these devices due to its superior capability of integration, low cost, low power and accessibility. The design of Wi-Fi and Bluetooth front-end receivers is challenging due to several opposing requirements. One of the main building blocks of the front-end receiver is the low noise amplifier (LNA), as it determines the noise figure (NF) and hence the overall sensitivity of the receiver.

The key performance metrics in designing the LNA include NF, power gain, linearity, input-output impedance-matching circuits, stability and reverse isolation. Indeed, all these design parameters are equally critical, but there are unavoidable trade-offs among them when attempting to build an optimum LNA [1]-[3]. Due to this complex inter-relationship among all these entities, there is a need for a simple and precise methodology to obtain optimal performance for a given LNA.

There is a wealth of prior art that has been published optimizing the design of LNA and its performance parameters using different topologies and different techniques. However, there is a lack of a simple and comprehensive design methodology that guides the RF designer through different steps, starting from a set of design specifications to the optimal design parameters [4]-[9].

This paper presents a simple, concise and comprehensive design methodology for narrow-band LNA. The proposed design methodology specifically explains the topology selection with detailed analysis. In addition, the methodology uses g_m/I_D technique to select the optimum transistor sizing and biasing to achieve minimum NF and maximum power gain without violating the specified power budget. It also specifies the criteria for choosing the on-chip RF inductors based on the quality factor, self-resonance frequency and area. Although the methodology utilized the 0.18 µm process node, it can be easily extended to any other process node.

^{1.} Raya O. Jaradat is an Electronics Engineer, Princess Sumaya University for Technology, Amman, Jordan. Email: Ray20178004@std.psut.edu.jo

F. R. Shahroury (ORCID:0000-0001-8502-3946), H. H. Ahmad and I. Abuishmais are with Department of Electrical Engineering, Princess Sumaya University for Technology, Amman, Jordan. Emails: fadi@psut.edu.jo, h.ahmad@psut.edu.jo and i.abuishmais@psut.edu.jo

This paper is organized as follows: Section 2 presents the design methodology for narrow-band LNA operated at 2.4 GHz. In Section 3, the simulation results are presented and compared with those of some recently reported works. Finally, conclusions are given in Section 4.

2. DESIGN METHODOLOGY

This section depicts the proposed design methodology demonstrated with LNA for Wi-Fi and Bluetooth. The flowchart illustrated in Figure 1 summarizes the steps to be followed in designing a narrow-band LNA with optimal performance parameters. The methodology starts with the targeted design specifications and ends up with optimal design parameters. The main steps of the flow charts are given in the following sub-section and Section 3.



Figure 1. Proposed design methodology flowchart.

2.1 Target Specifications

As the first order of business, when designing an LNA, it seems appropriate to know the target specifications. This is done in terms of several various parameters, like noise, gain, linearity, input and output reflection coefficients. These parameters differ from one application to another. The demonstrated LNA is targeting Wi-Fi, Bluetooth and Zigbee applications. The target design specifications for each application are summarized in Table 1 below based on [4], [10]-[14].

Table 1. LINA design specifications.						
Performance parameters	Bluetooth @ IEEE 802.15.1	Wi-Fi @ IEEE 802.11 b				
Noise Figure (NF)	< 3.5 dB	< 3.5 dB				
Power Gain (S21)	> 15 dB	> 15 dB				
1dB Compression Point	> -20 dBm	> -20 dBm				
IIP ₃	> -15 dBm	> -15 dBm				
Input Reflection Coefficient (S11)	< -10 dB	< -10 dB				
Output Reflection Coefficient (S22)	< -10 dB	< -10 dB				
Reverse Isolation Coefficient (S12)	< -40 dB	< -40 dB				
Power	< 10 mw	< 10 mw				

Table 1	LNA	design	specifications
I uolo I		acoign	opeenieurono

2.2 Topology Selection

The second step is to choose the topology that best suits the design specifications for the targeted applications. The IDCCS topology has been chosen for several reasons that will be discussed in detail in this section.

2.2.1 Inductively Degenerated Cascoded Common Source (IDCCS) LNA

As a starting point, a simple CS LNA is selected, as shown in Figure 2. The input impedance is dominated by the gate-source capacitance (C_{gs}). So, it is hard to achieve a pure real impedance without an input impedance matching network.

One of the input impedance matching networks that may be used is a parallel resistor at the input to match with the source resistor, but this is not an optimal solution. Although it may provide the real part of impedance, the imaginary part still exists due to CMOS parasitic capacitance. Also, it adds thermal noise that increases the overall LNA NF.

One of the best solutions to achieve real impedance matching without using a resistor and improve the LNA NF is IDCS topology [4], [15]. IDCS topology uses gate and source inductor to match input impedance, as shown in Figure 3. Gate inductor (L_g) dominates the input capacitance of CMOS (C_{gs}) by forming a series LC circuit at the desired frequency; source inductor (L_s), input transistor transconductance (g_m) and C_{gs} of IDCS produce a real impedance to match the source impedance without using a resistor.



Figure 2. Simple common source CMOS LNA.

Figure 3. IDCS LNA topology.

2.2.2 Inductively Degenerated Cascoded Common Source (IDCCS) LNA

A small-signal equivalent circuit of the input stage of IDCS CMOS LNA is shown in Figure 4, where the input impedance is Z_{in} .

Applying KVL in the input loop of the circuit in Figure 4, Z_{in} can be found by the following Equations:

$$V_{in} = I_{in} * SL_g + \frac{I_{in}}{SC_{gs}} + (g_m * V_{gs} + I_{in})SL_s$$
 (1)

where:

$$V_{gs} = \frac{I_{in}}{SC_{gs}}$$
(2)

By substituting Equation (2) into Equation (1), we have:

$$V_{in} = I_{in} * SL_g + \frac{I_{in}}{SC_{gs}} + (g_m * \frac{I_{in}}{SC_{gs}} + I_{in})SL_s$$
(3)

Then, the input impedance can be found as:

$$Z_{in} = \frac{V_n}{I_{in}} = S(L_s + L_g) + \frac{1}{SC_{gs}} + \frac{g_m * L_s}{C_{gs}}$$
(4)

By replacing $s = j\omega$, we have:

$$Z_{in} = \frac{V_n}{I_{in}} = j\omega(L_s + L_g) + \frac{1}{j\omega C_{gs}} + \frac{g_m * L_s}{C_{gs}}$$
(5)

The real and imaginary parts of the input impedance are shown in Equation (6) and Equation (7), respectively:

$$\operatorname{Re}(\operatorname{Z}_{\operatorname{in}}) = \frac{\operatorname{g}_{\operatorname{m}} * \operatorname{L}_{\operatorname{s}}}{\operatorname{C}_{\operatorname{gs}}}$$
(6)

$$Im(Z_{in}) = j\omega(L_s + L_g) + \frac{1}{j\omega C_{gs}}$$
(7)

The input impedance of IDCS LNA is similar to the series RLC circuit shown in Figure 5, where the first term and second term shown in Equation (5) are inductive and capacitive, respectively, while the third term is a resistive impedance.



Figure 4. Small-signal equivalent circuit of the input stage of IDCS LNA.

Figure 5. Input equivalent circuit of IDCS LNA.

So, IDCS LNA achieves a resistive input impedance without using a resistor. Generating a resistive impedance using a degenerative source inductor does not generate as much noise as a real resistor; it helps minimize the LNA NF.

To match the input impedance with the source impedance (Z_o) that is usually equal to 50Ω , the real part of Z_{in} , $Re(Z_{in})$ should be equal to 50Ω . It depends on transconductance, source inductance and C_{gs} . Also, the imaginary part of Z_{in} , $Im(Z_{in})$, should be equal to zero, which occurs only at a particular frequency. This frequency is called the resonance frequency ω_{\circ} , where ω_{\circ} is expressed as in Equation (8) [16].

$$\omega_{\circ} = \frac{1}{\sqrt{(L_{s} + L_{g})(C_{gs})}} \tag{8}$$

At other frequencies, we can't get pure resistive matching. It is worthy to note that the desired matching impedance can be achieved at a particular frequency. Thus, the IDCS topology is proposed for NB LNA.

2.2.3 IDCS Output Impedance Analysis

Generally, in the NB topology, LNA has an inductive load instead of a resistive load, as shown in Figure 6. There are several reasons to use an inductor instead of a resistor on the load. The first one is to minimize the NF, noting that the resistor will add thermal noise. The second one is to maximize the voltage swing, because in DC behaviour, the frequency is zero and the inductor will act as a short circuit which maximizes the voltage swing, while in the resistor case, the voltage swing will be decreased by the amount of DC voltage drop across the resistor. The third one is that, in AC behaviour, the LNA will act as a Low Pass Filter (LPF) in the resistor case, while in the inductor case, it will act like a Band Pass Filter (BPF) at certain frequencies.

To explain how the IDCS LNA with load inductor (L_d) acts as a BPF, we should mention that L_d has a parasitic resistance modelled as a small series resistor (R_{ds}) , as shown in Figure 7. a, where the value of R_{ds} depends on the inductor value and its quality factor. For further discussion, the quality factor (Q) must be introduced.

Q is the parameter used to discover the characteristics and performance of the circuit. The most basic definition is embodied in Equation (9) [17]-[18].

$$Q = \omega \times \frac{\text{Energy Stored}}{\text{Average Power Dissipated}}, \text{ where } \omega \text{ is the angular frequency.}$$
(9)

Also, Q can be used as a measure of how lossy the component is, as shown in the Equations below:

Jordanian Journal of Computers and Information Technology (JJCIT), Vol. 08, No. 01, March 2022.

$$Q_{\rm L} = \frac{X_{\rm L}}{R} = \frac{\omega * L}{R} \tag{10}$$

$$Q_{c} = \frac{|X_{c}|}{R} = \frac{1}{\omega CR}$$
(11)



Figure 6. IDCS LNA with load inductor. Figure 7. LNA with load inductor (L_d) . a) L_d with its series resistor (R_{ds}) . b) L_d as a part of parallel RLC circuit. c)LNA load at the resonance frequency (ω_o) .

From Equation (10), The value of R_{ds} can be found as expressed in Equation (12).

$$R_{ds} = \frac{L_d * \omega}{Q_{Ld}}$$
(12)

where R_{ds} is a series resistor, as shown in Figure 7. (a), L_d is the drain inductor and Q_{Ld} is the quality factor of the inductor L_d .

As shown in Figure 7(a), we have a series (RL) circuit on the load, where the series (RL) circuit can be converted into a parallel (RL) circuit using Equation (13) that shows the quality factor for a parallel (RL) circuit.

$$Q_{Ld} = \frac{R_{dp}}{L_d * \omega} , \text{ then } R_{dp} = Q_{Ld} * \omega * L_d$$
(13)

where R_{dp} is the parallel resistor, as shown in Figure 7 (b).

The value of R_{dp} depends on the L_d value and its quality factor and angular frequency. After the conversion, we have a parallel RLC circuit in the load, as shown in Figure 7 (b), L_d and R_{dp} have formed a parallel tuned circuit with C_L , where C_L represents the LNA parasitic capacitance and the input capacitance for the next circuit after the LNA, which might be a mixer or a buffer circuit.

To match the output impedance to 50 Ω , R_{dp} should be equal to 50 Ω and L_d should resonate with C_L at the operating frequency (output resonance frequency), which can be expressed as shown in Equation (14):

$$\omega_0 = \frac{1}{\sqrt{L_d C_L}} \tag{14}$$

2.2.4 Cascode IDCS

IDCS topology has bad isolation between input and output due to the Miller capacitor. To solve this problem, cascode IDCS LNA, as shown in Figure 8, has been used to improve the reverse isolation between input and output by reducing the effect of the Miller capacitor, which may cause instability. Transistor M_2 has a minor influence on the noise behaviour of the LNA and its contribution to the total noise can be disregarded [19], because the source of the cascode transistor is connected to a large resistance (M_1 output resistance).

The cascode IDCS has been selected for the designed LNA, since it can achieve narrow-band matching at the input and output at the operating frequency. Also, it can achieve a high gain, minimum noise and high reverse isolation.

2.3 Selecting Device Size and Biasing Voltages

The next step is to find the optimum device size and biasing voltages to obtain the minimum NF and maximum gain by considering the power specification for the demonstrated LNA. The g_m/I_D method is used to find the optimum device size and biasing voltages, because there's a disconnection between the actual transistor behavior and the simple square-law model [20]. Any square law-driven design optimization will be far from the simulation results.

The solution to solve this problem is to begin the design with precomputed simulation data using hand calculations. To achieve our goal in maintaining a systematic design methodology in the absence of a set of functional compact MOS equations, a strategy of using lookup tables or charts is followed. These tables or charts are obtained from the technology characterization via DC Sweep simulation of the transistor model, as shown in Figure 9.



Figure 8. Cascode IDCS LNA.

Figure 9. CMOS test circuit for acquiring g_m/I_D charts.

To find the optimum device size and biasing voltages for minimum NF and maximum gain from the resulting charts, we should discuss Equation (15) that expresses the noise factor in general [2], [10], [21].

$$F = F_{\min} + \frac{R_n}{G_s} \left| Y_s - Y_{opt} \right|^2$$
(15)

where F_{min} is the minimum noise factor as expressed in Equation (16), R_n is the noise resistance, G_s is the source conductance, Y_s and Y_{opt} are the source admittance and the optimum admittance, respectively.

$$F_{\min} = 1 + \frac{2}{\sqrt{5}} \frac{\omega}{\omega_t} \sqrt{\gamma \delta(1 - |c|^2)}$$
(16)

To achieve minimum NF, we should satisfy the two parts of Equation (15). First, we should achieve minimum noise from the core transistor by finding the optimum value for biasing voltages and sizing. Second, F_{min} can be achieved by the input matching circuit by making the source admittance (Y_s) equal to the optimum source admittance (Y_{opt}). To obtain minimum NF from the core transistor, we should increase the value of cut-off frequency (f_t). From the first resulting chart between f_t and g_m/I_D shown in Figure 10, we see that as long as g_m/I_D is low, f_t will be high and NF is low, but as long as g_m/I_D is high, the gain will be high as well. There is always a trade-off between NF and gain, noting that we need optimum values for both of them.

The y-axis in Figure 10, shows the cut-off frequency ($f_t=g_m/Cgs$) and the x-axis shows the gm-over-ID value (g_m/I_D).

Any increase in the V_{od} value will cause an increase in f_t and a decrease in the NF value, since $V_{od}=2/(g_m/I_D)$, but at the same time, it will cause the power to be increased and the gain to be decreased.

By multiplying f_t with g_m/I_D , the resulting peak value will be the best point to choose the optimum value of V_{od} for maximum gain and minimum noise without increasing the power, as shown in Figure 11, where the y-axis shows the multiplication between cut-off frequency and g_m/I_D (FOM=ft*gm_over_ID) and the x-axis shows the overdrive voltage (V_{OD}).



Figure 10. ft versus gm/ID for an nMOS transistor.



12

VOD

14 1.6 20 2.2

1.8

10

0.8

From the value of V_{od} , the optimum value of g_m/I_D can be found, where $g_m/I_{D=2}/V_{od}$. After finding the optimum value of g_m/I_D, the optimum values of V_{gs} and current density (I_D/W) can be found in Figures 12 and 13, respectively. Figure 13 shows that the optimum values for g_m/I_D , V_{gs} and I_D/W are 10, 0.65 V and 29.73, respectively.



Figure 12. V_{gs} versus gm/I_D for an nMOS transistor.

Figure 13. (I_D/W) versus g_m/I_D for an nMOS transistor.

The value of I_D has been selected based on the power budget for each standard. For example, for Wi-Fi and Bluetooth standards (when operated at 2.4 GHz), the maximum power is 10 mW, where power $=I_D*V_{DD}$. In the design circuit, the value of V_{DD} that has been used is 1.8V and the maximum value of I_D is 5.5 mA. After finding the I_D value, from the optimum I_D/W value that was found previously, we can now obtain the optimum device size for each standard for minimum NF, maximum gain and specific power.

2.4 Selecting RF Inductor

The values of RF inductors (Lg, Ls and Ld) should be chosen carefully based on several factors:

- 1) Inductor value at the operating frequency (2.4 GHz).
- 2) Inductor quality factor at the operating frequency, as it affects NF and power gain.
- 3) Inductor self-resonance frequency (SRF). It should be far from the operating frequency, because at SRF, the inductor resonates with its parasitic capacitance [16]. Figure 14 shows how the inductor acts at its SRF while the input impedance is at its peak and the effective inductance is zero, since the negative capacitance reactance ($X_{\rm C}=1/j\omega c$) cancels the inductive reactance ($X_{\rm L}$ $= j\omega L$).

All the TSMC 0.18-µm PDK inductors were being tested at the operating frequency and the results are summarized in Table 2. To choose the best inductor with the highest quality factor, the SRF should be far away from the operating frequency, w is the inductor width, rad is the inductor radius, nr is the number of turns and Q is the inductor quality factor.

Figures 15 and 16 show the tested inductor value and its quality factor at the operating frequency.



Figure 14. Representing how the inductor acts at its self-resonance frequency (SRF).



Figure 15. Representing the tested inductor value at the operating frequency.



Figure 16. Representing the tested inductor quality factor at the operating frequency.

L1	L (nH)	W (μm)	rad (µm)	nr	Q	SRF (GHz)
Minimum inductance @ 2.4 GHz	0.22	15	30	0.5	7	0.1
Maximum inductance @ 2.4 GHz	25.6	15	125	5.5	5.3	3
Med. @ 2.4 GHz	9.9	15	64	5.5	1.4	5.5
L2	L (nH)	W (μm)	rad (µm)	nr	Q	SRF (GHz)
Minimum inductance @ 2.4 GHz	0.48	30	30	1.5	7.86	0.1
Maximum inductance @ 2.4 GHz	14.64	30	70.3	5.5	1.15	3
Med. @ 2.4 GHz	9.6	30	37	5.5	2.9	4.5
L3	L (nH)	W (μm)	rad (µm)	nr	Q	SRF (GHz)
L3 Minimum inductance @ 2.4 GHz	L (nH) 0.23	W (μm) 15	rad (μm) 40	nr 1	Q 9.3	SRF (GHz) 0.1
L3 Minimum inductance @ 2.4 GHz Maximum inductance @ 2.4 GHz	L (nH) 0.23 26.6	W (μm) 15 15	rad (μm) 40 120	nr 1 5	Q 9.3 4.16	SRF (GHz) 0.1 3
L3 Minimum inductance @ 2.4 GHz Maximum inductance @ 2.4 GHz Med. @ 2.4 GHz	L (nH) 0.23 26.6 9.5	W (μm) 15 15 15	rad (μm) 40 120 76	nr 1 5 5	Q 9.3 4.16 7.6	SRF (GHz) 0.1 3 5.5
L3 Minimum inductance @ 2.4 GHz Maximum inductance @ 2.4 GHz Med. @ 2.4 GHz L4	L (nH) 0.23 26.6 9.5 L (nH)	W (μm) 15 15 15 W (μm)	rad (μm) 40 120 76 rad (μm)	nr 1 5 5 nr	Q 9.3 4.16 7.6 Q	SRF (GHz) 0.1 3 5.5 SRF (GHz)
L3 Minimum inductance @ 2.4 GHz Maximum inductance @ 2.4 GHz Med. @ 2.4 GHz L4 Minimum inductance @ 2.4 GHz	L (nH) 0.23 26.6 9.5 L (nH) 0.54	W (μm) 15 15 15 W (μm) 30	rad (μm) 40 120 76 rad (μm) 65	nr 1 5 5 nr 1.5	Q 9.3 4.16 7.6 Q 7.24	SRF (GHz) 0.1 3 5.5 SRF (GHz) 0.1
L3 Minimum inductance @ 2.4 GHz Maximum inductance @ 2.4 GHz Med. @ 2.4 GHz L4 Minimum inductance @ 2.4 GHz Maximum inductance @ 2.4 GHz	L (nH) 0.23 26.6 9.5 L (nH) 0.54 28.54	W (μm) 15 15 15 W (μm) 30 30	rad (μm) 40 120 76 rad (μm) 65 117	nr 1 5 5 nr 1.5 5	Q 9.3 4.16 7.6 Q 7.24 0.74	SRF (GHz) 0.1 3 5.5 SRF (GHz) 0.1 2.5

Table 2. TSMC 0.18-µm PDK inductors.

3. SIMULATION RESULT

The demonstrated LNA has been designed using the TSMC CMOS 0.18 μ m technology and simulated using ADS RF circuit simulator. Figure 17 shows the design circuity schematic for Wi-Fi and Bluetooth standards with all on-chip components.

Jordanian Journal of Computers and Information Technology (JJCIT), Vol. 08, No. 01, March 2022.



Figure 17. The designed IDCS LNA schematic targeted for Wi-Fi and Bluetooth standards.

The designed LNA uses the source-degenerative cascode topology. The input stage is composed of L_s , L_g , $M_{1 and} C_{ex}$. External capacitor (C_{ex}) has been added between gate and source of the input transistor M_1 to minimize design area and NF at low power consumption [19], [21].

These inductors and external capacitors are used for input matching. Transistors M_4 and M_5 are used as LNA biasing circuits, forming a current mirror to set bias current with R_B . The output matching network consists of M_2 and L_D . The drain inductor L_D should resonate with the total drain capacitance and provide a high enough impedance to obtain a decent gain, hence achieving the desired frequency.

The last stage in the design of the design circuity is the output buffer. This buffer is incorporated into the overall LNA design to match the output impedance to a network analyzer for measurement purposes. The common source buffer translates the high impedance path at the gate of M_3 to the low impedance path at the drain of M_3 . In addition, coupling capacitances C_{B1} , $C_{B2 and} C_{B3}$ are at the input and output of the cascode stage and the buffer stage, respectively. All design values of the components and biasing voltages are summarized in Tables 3 and 4.

Component	Value
Transistor M ₁ width, W ₁	163.5 μm
Transistor M ₂ width, W ₂	96 µm
Transistor M ₃ width, W ₃	160 µm
Transistor M ₄ width, W ₄	9 µm
Transistor M5 width, W5	22.5 µm
Transistors' length, L	0.18 µm
$\mathbf{L}_{\mathbf{g}}$	9.42 nH
$\mathbf{L}_{\mathbf{s}}$	1.25 nH
L _D	9.42 nH
\mathbf{L}_1	2.2 nH
Cex	188 fF
C _{B1} , C _{B2} and C _{B3}	5 pF
$\mathbf{R}_{B1}, \mathbf{R}_{B2}$	50 kΩ
RD	50 Ω
$\mathbf{V}_{\mathbf{dd}}$	1.8 V
$\mathbf{I_{ref}}$	200 µA

Table 3. The designed IDCS LNA component values.

Table 4. The designed IDCS LNA biasing voltages.

Transistor	Biasing voltages
\mathbf{M}_{1}	$V_D = 548 \text{ mV}, V_G = 629 \text{ mV}, V_S = 4.14 \text{ mV}$
M_2	$V_D = 1.8 V, V_G = 1.34 V, V_S = 548 mV$
M 3	$V_D = 1.56 \text{ V}, V_G = 629 \text{ mV}, V_S = 8.4 \text{ mV}$
M_4	$V_D = 629 \text{ mV}, V_G = 629 \text{ mV}, V_S = 0 \text{ mV}$
M 5	$V_D = 1.34 \text{ mV}, V_G = 1.34 \text{ V}, V_S = 629 \text{ mV}$

Figure 18 shows the achieved simulation results for power gain (S_{21}) and maximum power gain. The demonstrated LNA has achieved more than 22 dB S_{21} at the desired frequency (2.4 GHz) and is very close to the maximum gain value that can be achieved at the desired frequency. As shown in Figure 19, the design circuity achieved an NF of 1.75 dB, almost equal to the minimum NF that can be achieved at the desired frequency. Figure 20 shows the achieved reverse transmission coefficient (S_{12}), input reflection coefficient (S_{11}) and output reflection coefficient (S_{22}) at 2.4 GHz. The stability simulation result is shown in Figure 21, where the stability coefficient is greater than one, which means that the designed LNA is unconditionally stable at the desired frequency.



Figure 18. Maximum gain and S₂₁ simulation results of IDCS (Wi-Fi and Bluetooth) LNA.



Figure 20. S₁₁, S₂₂ and S₁₂ simulation results of IDCS (Wi-Fi and Bluetooth) LNA.



Figure 19. NF and minimum NF simulation results of IDCS (Wi-Fi and Bluetooth) LNA.



Figure 21. Stability factor simulation result of IDCS (Wi-Fi and Bluetooth) LNA.

Simulation results of P_{1-dB} compression point and IIP₃ as shown in Figure 22 and Figure 23, are -19 dBm and - 13.5 dBm, respectively. All targeted and achieved performance parameters of (Wi-Fi and Bluetooth) IDCS LNA are summarized in Table 5.







The demonstrated LNA performance has been simulated for different process corners, supply voltages and temperatures at 2.4 GHz. The Figures below (Figure 24–Figure 28) show the corners' simulation

(Typical-Typical corner (TT), Fast-Fast corner (FF) and Slow-Slow corner (SS)) results of LNA performance parameters when the LNA operates for Wi-Fi and Bluetooth standards over temperature and voltage variations. As shown from the figures below, the designed LNA has a good performance over process, voltage and temperature (PVT) variations.

Performance parameters	Targeted specifications	Achieved results
NF	< 3.5 dB	1.75 dB
S21	> 15 dB	22.75 dB
S ₁₁	< -10 dB	-30.11 dB
S22	< -10 dB	-11.23 dB
S12	< -40 dB	-60.49 dB
IIP ₃	> -15 dBm	-13.5 dBm
P _{1-dB}	> -20 dBm	-19 dBm
Power consumption	< 10 mw	6.16 mW

Table 5. All targeted and achieved performance parameters of (Wi-Fi and Bluetooth) IDCS LNA.



Figure 24. S₁₁ simulation results over temperature and voltage variations of the demonstrated LNA at TT, FF and SS corners.



Figure 25. S₂₂ simulation results over temperature and voltage variations of the demonstrated LNA at TT, FF and SS corners.



Figure 26. S₁₂ simulation results over temperature and voltage variations of the demonstrated LNA at TT, FF and SS corners.



Figure 27. S₂₁ simulation results over temperature and voltage variations of the demonstrated LNA at TT, FF and SS corners.



Figure 28. NF simulation results over temperature and voltage variations of the demonstrated LNA at TT, FF and SS corners.

Table 6 shows a comparison of state-of-the-art LNA performances. Because the LNA performance depends on several parameters, like NF, gain, linearity and power consumption, the Figure of Merit (FOM) equation has been used to compare the demonstrated LNA performance with other LNA circuit performances. The FOM equation includes Gain, NF, IIP₃, operation frequency (f_o) and power consumption (P_{DC}) as follows [22]-[23]:

$$FOM[GHz] = \frac{Gain[Lin.]*IIP_3[mW]*f_0[GHz]}{(F-1)*P_{DC}[mW]}$$
(17)

The demonstrated LNA has the best FOM among the published NB CMOC LNAs shown in Table 6.

Ref.	[This work]	[4] 2015	[5] 2018	[6] 2020	[7] 2016	[8] 2017	[9] 2017
f ₀ [GHz]	2.4	2.4	2.4	2.4	2.4	2.4	2.4
Tech. [nm]	180	180	180	180	90	180	130
Integration	Fully	Partially	Partially	Fully	Fully	Fully	Fully
Type of results	Simulation	Simulation	Simulation	Measurement	Measurement	Simulation	Simulation
P _{DC} [mW]	6.16	9.68	48	2	3	NA	NA
NF [dB]	1.75	1.2	2.62	8.7	1.8	3.14	10.2
S ₂₁ [dB]	22.75	14.55	18.24	14.1	13	12.68	10.97
S11 [dB]	-30.11	-14.15	-15.95	-14	-10	-13.5	-5.56
S ₂₂ [dB]	-11.23	-10.6	-13.89	NA	-10	-10	NA
S ₁₂ [dB]	-60.49	-19.46	-46.05	NA	-20	-33.85	NA
IIP ₃ [dBm]	-13.5	-22.41	NA	NA	-8.9	NA	17
P _{1-dB} [dBm]	-19	-16.43	NA	-14.6	NA	NA	NA
FOM [GHz]	8.07	0.12	NA	NA	3.75	NA	NA

Table 6. A comparison of state-of-the-art LNA performances.

4. CONCLUSIONS

This paper presented a simple and comprehensive design methodology for narrow-band CMOS LNA. The methodology is applied in realizing the IDCCS LNA for Wi-Fi and Bluetooth standards. The g_m/I_D method had been used to optimize the device values for both maximum power gain and minimum NF without exceeding the specified power budget. The circuit is implemented with TSMC CMOS 0.18µm technology using Advance Design System (ADS) RF simulation toolkit. Following the proposed methodology, the design has achieved a power gain (S₂₁) of 22.75 dB, a reverse isolation (S₁₂) of -60.49 dB, input and output reflection coefficients (S₁₁ and S₂₂) of -30.11 dB and -11.23 dB, respectively. An NF of 1.75 dB has been achieved with the linearity metrics (P_{1-dB} and IIP₃) of (-19 dBm and -13.5 dBm).

Note that with a stability factor of 3.48, the circuit is unconditionally stable at the operating frequency of 2.4 GHz. The design power consumption is 6.16 mW from a voltage supply of 1.8V. A superior FOM of 8.07 was obtained using this design methodology. With PVT variations, the design performance metrics still fall within the design specifications with minimal deviations from the typical values obtained. Future work will include an integrated circuit fabrication of the used LNA.

ACKNOWLEDGMENTS

The authors would like to thank EUROPRACTICE for their kind support by providing the technology files.

REFERENCES

- C. Y. Wu and F. R. Shahroury, "A Low-voltage CMOS LNA Design Utilizing the Technique of Capacitive Feedback Matching Network," Proc. of the 13th IEEE International Conference on Electronics, Circuits and Systems, pp. 78-81, Nice, France, 2006.
- [2] F. R. Shahroury and C. Y. Wu, "A 1-V RF-CMOS LNA Design Utilizing the Technique of Capacitive Feedback Matching Network," NTEGRATION, TheVLSI Journal, vol. 42, no. 1, pp. 83-88, 2009.
- [3] F. R. Shahroury, "A 1.2-V Low-power Full-band Low-power UWB Transmitter with Integrated Quadrature Voltage-controlled Oscillator and RF Amplifier in 130nm CMOS Technology," Jordanian Journal of Computers and Information Technology (JJCIT), vol. 2, no. 3, pp. 165-178, 2016.
- [4] S. B. Patil and R. D. Kanphade, "Differential Input Differential Output Low Power High Gain LNA for 2.4 GHz Applications Using TSMC 180nm CMOS RF Process," Proc. of the IEEE International Conference on Computing Communication Control and Automation, pp. 911-916, Pune, India, 2015.
- [5] P. Bhalse and R. Khatri, "Design of CMOS Differential LNA at 2.4 GHz for RF Front End Receiver," Proc. of the 4th IEEE Int. Conf. for Convergence in Techno. (I2CT), pp. 1-6, Mangalore, India, 2018.
- [6] A. R. A. Kumar, A. Dutta and B. D. Sahoo, "A Low-power Reconfigurable Narrow-band/Wide-band LNA for Cognitive Radio-wireless Sensor Network," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 28, no. 1, pp. 212 223, 2020.
- [7] C. M. Chou and K. W. Cheng, "A Sub-2 dB Noise-figure 2.4 GHz LNA Employing Complementary Current Reuse and Transformer Coupling," Proc. of the IEEE International Symposium on Radio-frequency Integration Technology (RFIT), pp. 1-3, Taipei, Taiwan, 2016.
- [8] N. Shrivastava and R. Khatri, "Design of a 2.4-GHz Differential Low Noise Amplifier Using 180 nm Technology," Proc. of the IEEE International Conference on Recent Innovations in Signal Processing and Embedded Systems (RISE), pp. 494-497, Bhopal, India, 2017.
- [9] Aditi and M. Bansal, "A High Linearity and Moderate Gain LNA for Receiver Front-end Applications in 2.4GHz ISM Band," Proc. of the IEEE International Conference on Innovations in Control, Communication and Information Systems (ICICCI), pp. 1-5, Greater Noida, India, 2017.
- [10] S. Sattar and T. Z. A. Zulkifli, "A 2.4/5.2-GHz Concurrent Dual-band CMOS Low Noise Amplifier," IEEE Access, vol. 5, pp. 21148 21156, 2017.
- [11] Y. C. Wang, Z. Y. Huang and T. Jin, "A 2.35/2.4/2.45/2.55 GHz Low-Noise Amplifier Design Using Body Self-biasing Technique for ISM and LTE Band Application," IEEE Access, vol. 7, pp. 183761-183769, 2019.
- [12] M. Cimino, H. Lapuyade, Y. Deval, T. Taris and J. B. Begueret, "Design of a 0.9V 2.45GHz Self-testable and Reliability-enhanced CMOS LNA," IEEE Journal of Solid-State Circuits, vol. 43, no. 5, pp. 1187-1194, 2008.
- [13] A. Taibi, A. Slimane, M. T. Belaroussi, S. A. Tedjini and M. Trabelsi, "Low Power and High Linear Reconfigurable CMOS LNA for Multi-standard Wireless Applications," Proc. of the 25th IEEE International Conference on Microelectronics (ICM), pp. 1-4, Beirut, Lebanon, 2013.
- [14] H. Khosravi, A. Bijari, N. Kandalaft and J. Cabral, "A Low Power Concurrent Dual-band Low Noise

Amplifier for WLAN Applications," Proc. of the IEEE 10th Annual Information Technology, Electronics and Mobile Communication Conf. (IEMCON), pp. 1118-1123, Vancouver, Canada, 2019.

- [15] L. H. Lu, H. H. Hsieh and Y. S. Wang, "A Compact 2.4/5.2-GHz CMOS Dual-band Low-noise Amplifier," IEEE Microwave and Wireless Components Letters, vol. 15, no. 10, pp. 685 687, 2005.
- [16] B. Leung, VLSI for Wireless Communication, 2nd Edition, ISBN: 978-1-4614-0986-1, Boston, MA: Springer, 2011.
- [17] G. Gonzalez, Micowave Transistor Amplifiers: Analysis and Design, 2nd Edition, ISBN-13: 978-0132543354, New Jesresy: Prentice Hall, 1997.
- [18] B. Razavi, RF Microelectronics, 2nd Edition, ISBN-13: 978-0137134731, Prentice Hall, 2012.
- [19] P. Andreani and H. Sjoland, "Noise Optimization of an Inductively Degenerated CMOS Low Noise Amplifier," IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 48, no. 9, pp. 835 - 841, 2001.
- [20] P. Jespers, The gm/ID Methodology: A Sizing Tool for Low-voltage Analog CMOS Circuits, ISBN: 978-0-387-47101-3, Springer Science & Business Media, 2009.
- [21] T. K. Nguyen, C. H. Kim, G. J. Ihm, M. S. Yang and S. G. Lee, "CMOS Low-noise Amplifier Design Optimization Techniques," IEEE Transactions on Microwave Theory and Techniques, vol. 52, no. 5, pp. 1433 - 1442, 2004.
- [22] Z. Li, Z. Wang, L. Chen, C. Wu and Z. Wang, "A 2.4 GHz Ultra-low-power Current-reuse CG-LNA with Active Gm-boosting Technique," IEEE Microwave and Wireless Components Letters, vol. 24, no. 5, pp. 348 - 350, 2014.
- [23] R. Ramzan, F. Zafar, S. Arshad and Q. Wahab, "Figure of Merit for Narrow-band, Wide-band and Multiband LNAs," International Journal of Electronics, vol. 99, p. 1603–1610, 2012.

ملخص البحث:

تعرض هذه الورقة طريقة لتصميم مكبّر متكامل ضيّق النّطاق منخفض الضّجيج. ولبيان فاعلية الطريقة المقترحة، تمّ تصميم مكبّر منخفض الضّجيج وفق معايير (واي فاي) و (بلوتوث) عند تردد مقداره 2.4 جيجاهيرتز، وقد تمّ تنفيذ دارات التّصميم باستخدام تكنولوجيا سي موس 0.18 ميكروميتر؛ ومع ذلك، فإنّ الطريقة المقترحة يمكن تطبيقها بشكلٍ مكافىء على أي عُقدة عمليات أخرى. وبهذه الطريقة، يمكن الحصول على الحجم الأمثل والانحيازات المثلى للترانزستورات المستخدمة دون خرق لميزانية القُدرة.

كذلك، تحدد الطريقة المقترحة معايير اختيار ملفات التّرددات الراديوية المستخدمة على الرقاقة بناءً على معامل الجودة، وتردد الرنين الذاتي، والمساحة. ويحقق التّصميم المقترح كسب قُدرة مقداره 22.75 ديسيبل، بينما يبلغ فقًد الرجوع للمدخل 11.23 ديسيبل، والعزل العكسي -60.49 ديسيبل، وفقد الرجوع للمخرج -11.23 ديسيبل. كما تبلغ المتغيرات الخطية لكل من نقطة الانضغاط BP-10 و IIP3: (-19dBm و (19dBm) و (13.5dBm-)، على الترتيب. أما فيما يتعلق برقم الضريبية فقد بلغ 1.75 ديسيبل، بينما يستهلك المكتر قُدرة مقدار ها 6.16 ميلي واط من مصدر للقدرة يعطى فرقاً في الجهد يبلغ 1.8 فولت.



This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<u>http://creativecommons.org/licenses/by/4.0/</u>).